A phase-locked loop with static phase error calibration
碩士 === 長庚大學 === 電機工程學系 === 99 === Use signal synchronization is importance in phase-locked loop (PLL) but the conventional CMOS charge-pump circuits have some current mismatch problems. The reference signal and feedback signal induces a phase error which deteriorates the performance of the phase...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Published: |
2011
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/35037356919602259462 |