Simulation of FHSS/MFSK and Viterbi Algorithm based on FPGA
碩士 === 中華科技大學 === 電子工程研究所碩士班 === 99 === Recently, the frequency hopping technology has been widely used in wireless communication system to increase the system's anti-jam capability and to reduce the bit error probability. However, channel coding can provide error correction capabilities. In th...
Main Authors: | Chen, Bohan, 陳柏翰 |
---|---|
Other Authors: | Liu, Chinghwa |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/21276708857177909374 |
Similar Items
-
FHSS for Simultaneous Communications and Sensing
by: Hugo Miguel Sá da Cruz
Published: (2019) -
A Design of 2.4 GHz CMOS FHSS Receiver
by: Chen Che-Sheng, et al.
Published: (2000) -
FPGA design and implementation of systolic array-based viterbi decoders
by: Guo, Man
Published: (2002) -
High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007) -
High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)