A 2.4GHz PLL designed by 0.35um CMOS Process
碩士 === 中華大學 === 電機工程學系(所) === 99 === In many circuits, PLL “Phase Locked Loops” plays an important role in a high speed output clock to follow the slow input clock. Examples of application that uses PLL include clock and data recovery, delay locked loops, clock synthesis, and synchronization. In thi...
Main Authors: | Hui-Ling Chen, 陳慧菱 |
---|---|
Other Authors: | Tien-Min Chuang |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/50205773325885175146 |
Similar Items
-
Study of 1.2V 2.4GHz Low Noise Amplifier based on 0.35um CMOS Process
by: Bo-Wen Chen, et al.
Published: (2001) -
5 GHz optical front end in 0.35μm CMOS
by: Li, Mengxiong
Published: (2007) -
A 2.4 GHz CMOS FREQUENCY SYNTHESIZER BY PLL
by: Kuo-Chen Lu, et al.
Published: (2002) -
Sintetizador de freqüências de 2,4 GHz em CMOS, 0,35 µm para aplicações em ZigBee.
by: Sérgio de Almeida Santos
Published: (2008) -
Sintetizador de freqüências de 2,4 GHz em CMOS, 0,35 µm para aplicações em ZigBee.
by: Santos, Sérgio de Almeida
Published: (2008)