An Efficient ESL Co-Simulation Platform using Shared-Memory Communication Scheme
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 99 === Hardware-software co-designs are getting more and more important for complex SoC development. This thesis anylyzes a hybrid simulation system and improves the efficiency of the simulation based on a platform using QEMU and CoWare tool[16]. The co-simulation...
Main Authors: | Cho-MingYang, 楊卓銘 |
---|---|
Other Authors: | Chung-Ho Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/40878732337947085991 |
Similar Items
-
A DVFS Many-core ESL Simulation Platform with Software Communication API
by: Hsu, Ting-Shuo, et al.
Published: (2011) -
PMcore: Configurable ESL Platform with Parallelized Simulation Engine
by: Shih-Po Hung, et al.
Published: (2010) -
Designing Dual Port Shared Memory ESL Model of Dual Cores Processor
by: Chih-Hung Chou, et al.
Published: (2009) -
An ESL Approach for Energy Consumption Analysis of Cache Memories in SoC Platforms
by: Abel G. Silva-Filho, et al.
Published: (2011-01-01) -
An Evaluation and Verification Platform for Built-In Redundancy Analysis Schemes of Self-Repairable Memories
by: Da-Ming Chang, et al.
Published: (2005)