Design of A Low Power Inverse Integer Transform for H.264/AVC Decoding Applications
碩士 === 國立交通大學 === 電子研究所 === 99 === In this thesis, we adopted various new fast butterfly algorithms and hardware architectures for low power Inverse Integer Transform (IIT) in H.264/AVC Main/High Profile video decoding. In our new fast algorithms we use matrix decomposition method to reduce the comp...
Main Authors: | Huseyin Demirkaya, 王英杰 |
---|---|
Other Authors: | Lee, C.Y. |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/39268467307610904415 |
Similar Items
-
Architecture Designs for H.264/AVC Decoder Kernel with Multi-Standard Inverse Transforms
by: Yi-ChihChao, et al.
Published: (2011) -
Combined CAVLC Decoder with Inverse Quantizer and Transform for Compact H.264/AVC Decoding Kernels
by: Shih-tse Wei, et al.
Published: (2007) -
Architecture Design of Low-power and Low-cost CAVLC Decoder for H.264/AVC
by: Han-Jung Huang, et al.
Published: (2007) -
Fast implementation of integer transforms in H.264/AVC video encoders
by: Lubobya, Smart Charles
Published: (2015) -
Design and Implementation of Pipelined CABAC Decoder for H.264/AVC
by: Yi-Chuan Wang, et al.
Published: (2008)