Low-Error Fixed-Width Multipliers via Statistical Compensated Method

Low-Error Fixed-Width Multipliers via Statistical Compensated Method

碩士 === 國立清華大學 === 電機工程學系 === 99 === Multiplier is an important component in the application of digital signal processing (DSP) systems. However, it is desirable to remain the same bit width for the multiplication in some applications. For this reason, fixed-width multipliers only keeps the most sign...

Full description

Bibliographic Details
Main Authors:	Chiang, Hsin-Chen, 姜欣辰
Other Authors:	Chang, Tsin-Yuan
Format:	Others
Language:	zh-TW
Published:	2011
Online Access:	http://ndltd.ncl.edu.tw/handle/03474102819438142410

Similar Items

Low-Error and Area-Efficient Fixed-Width Multiplier with Fixed Compensation Circuit
by: Yueh Jung Li, et al.
Published: (2010)

Design of Low-Error Fixed-Width Multiplier for Convolution Computations
by: Shih-Chun Chen, et al.
Published: (2005)

Design of Self-Compensation Fixed-Width Multiplier and Its Applications
by: 黃弘安
Published: (2005)

ERROR COMPENSATION TECHNIQUE FOR 90NM CMOS FIXED-WIDTH AND AREA EFFICIENT BOOTH ENCODING MULTIPLIER
by: S. Ravindrakumar, et al.
Published: (2019-10-01)

Algorithmic Noise-Tolerance Multiplier Design via Redundant Fixed-Width Multiplier
by: Feng Yu Liao, et al.
Published: (2010)

DESIGN OF LOW-ERROR AND LOW-POWER FIXED-WIDTH MULTIPLIERS BASED ON ROW-BYPASSING AND COLUMN-BYPASSING
by: Wen-Hung Liu, et al.
Published: (2007)

A High-Accuracy Fixed-Width Booth Multiplier with Adaptive Statistical Algorithm
by: Fei, Yu-Ya, et al.
Published: (2012)

High-Speed and Low-Power Fixed-Width Multipliers for DSP Applications
by: Chien-Nan Kuo, et al.
Published: (2004)

DESIGN OF LOW POWER FIXED-WIDTH MULTIPLIERS FOR PIPELINED FFT PROCESSORS
by: Wei-jr Wu, et al.
Published: (2008)

Low-Error and Area-Efficient Fixed-Width Multiplier by Using Dual Group Minor Input Correction Vector and Recovering Input Correction Vector Over-Compensation
by: Chun Chien Wang, et al.
Published: (2010)

Design and Implementation of Power-Efficient Reconfigurable Fixed-Width Multipliers
by: Jin-Hao Tu, et al.
Published: (2008)

High-accuracy and Area-efficiency Fixed-width Booth Multiplier
by: Wei-Yi Liou, et al.
Published: (2015)

A New and Efficient SVM Accelerator Design with Fixed-Width Multipliers
by: Jian-JhangChen, et al.
Published: (2019)

Fine-Tuning of Fixed-Width Booth Multiplier based on Intelligent Evolutionary Algorithm
by: Wen Chi Yeh, et al.
Published: (2019)

Silicon Intellectual Property Design and Implementation of Area-Efficient Fixed-Width Multipliers
by: Chi-Chung Wei, et al.
Published: (2010)

Area-Efficient Low-Power Algorithmic Noise-Tolerant Architecture Based on High-Accuracy Fixed-Width Multiplier
by: Shang Mo Chuang, et al.
Published: (2011)

VLSI Implementation of High-Accuracy Fixed-Width Booth Multipliers and Its DCT Applications
by: Wen-Quan He, et al.
Published: (2014)

Fixed-point parallel multipliers
by: XIE, RUI-ZU, et al.
Published: (1987)

VLSI Design of Low-Error Multiplier and High-Performance Crossbar for DSP
by: Jhih-Jie Lin, et al.
Published: (2007)

Low-power CMOS multiplier complier
by: SHIN-JUNG LIN, et al.
Published: (2003)

Compensator Study and Implementation for Digital Pulse-Width Modulation System
by: Jiun-Hua Chiang, et al.
Published: (2008)

On Multiplier Synthesis under Error Constraint
by: Chaobin Lin, et al.
Published: (2002)

Efficient method on the determination of optimized width of bendable mirrors with gravity compensation
by: Minwei Chen, et al.
Published: (2021-12-01)

Design of Low-Complexity and Error-Detection Multipliers over GF(2m)
by: Hung-Wei Chang, et al.
Published: (2013)

Sequential fixed width confidence intervals
by: Asparouhov, Tihomir Zlatev
Published: (2000)

Concurrent Error Detection Techniques for Array Multipliers
by: Jen-Chiun Guan, et al.
Published: (2011)

The effect of errors in the quarter-difference squares multiplier.
by: Lawson, Kent W.
Published: (2012)

Scaled AAN for Fixed-Point Multiplier-Free IDCT
by: P. P. Zhu, et al.
Published: (2009-01-01)

The Moduli Space of Polynomial Maps and Their Fixed-Point Multipliers
by: Sugiyama, Toshi
Published: (2018)

Novel monitoring method with error compensation
by: Ming-Sheng Chang, et al.
Published: (2007)

Design of Cut off-Frequency Fixing Filters by Error Compensation of MAXFLAT FIR Filters
by: Daewon Chung, et al.
Published: (2021-02-01)

Power and Error Reduction Techniques of Multipliers for Multimedia Applications
by: Jiun-ping Wang, et al.
Published: (2010)

CORDIC TECHNIQUES FOR FIXED ANGLE OF ROTATION IN MULTIPLYING OPERATION OF QUATERNIONS
by: N. A. Petrovsky, et al.
Published: (2016-11-01)

Inequalities via Lagrange multipliers
by: W. T. Sulaiman
Published: (1997-01-01)

COMPENSATION LOW-FREQUENCY ERRORS IN TH-1 SATELLITE
by: J. Wang, et al.
Published: (2016-06-01)

VLSI Circuit Design of Karatsuba’s Multiplier
by: Chu-Hsin Huang, et al.
Published: (2004)

The Study of Line Width Compensation For PCB Layout Design
by: LIN,SIAO-CHIEN, et al.
Published: (2019)

Error Simulation and Compensation of DELTA Parallel Robot
by: Sin-Yi Wang, et al.
Published: (2015)

A low‐cost compensated approximate multiplier for Bfloat16 data processing on convolutional neural network inference
by: HyunJin Kim
Published: (2021-07-01)

Convergence rates for the variable, the multiplier, and the pair in SQP methods
by: Chiang, Jershan
Published: (2009)