Low-Error Fixed-Width Multipliers via Statistical Compensated Method
碩士 === 國立清華大學 === 電機工程學系 === 99 === Multiplier is an important component in the application of digital signal processing (DSP) systems. However, it is desirable to remain the same bit width for the multiplication in some applications. For this reason, fixed-width multipliers only keeps the most sign...
Main Authors: | Chiang, Hsin-Chen, 姜欣辰 |
---|---|
Other Authors: | Chang, Tsin-Yuan |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/03474102819438142410 |
Similar Items
-
Low-Error and Area-Efficient Fixed-Width Multiplier with Fixed Compensation Circuit
by: Yueh Jung Li, et al.
Published: (2010) -
Design of Low-Error Fixed-Width Multiplier for Convolution Computations
by: Shih-Chun Chen, et al.
Published: (2005) -
Design of Self-Compensation Fixed-Width Multiplier and Its Applications
by: 黃弘安
Published: (2005) -
ERROR COMPENSATION TECHNIQUE FOR 90NM CMOS FIXED-WIDTH AND AREA EFFICIENT BOOTH ENCODING MULTIPLIER
by: S. Ravindrakumar, et al.
Published: (2019-10-01) -
Algorithmic Noise-Tolerance Multiplier Design via Redundant Fixed-Width Multiplier
by: Feng Yu Liao, et al.
Published: (2010)