A Synchronous Fast-Locked All-Digital Duty Cycle Corrector
碩士 === 長庚大學 === 電機工程學系 === 100 === The primary function of the duty cycle corrector(DCC) is to correct the duty cycle to 50% from unbalanced duty cycle. Many applications such as Double Data Rate Synchronous Dynamic Random Access Memory (DDR SDRAM), Double-Sampling Analog-to-Digital Converters(Dou...
Main Authors: | Sheng Hung Hsueh, 薛聖弘 |
---|---|
Other Authors: | S. K. Kao |
Format: | Others |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/54575679034355854436 |
Similar Items
-
All-Digital Synchronous Fast-Locked Duty Cycle Corrector With Self-Calibration Delay-line
by: Shang Ning Tseng, et al.
Published: (2015) -
A 6-Locking Cycles All-Digital Duty Cycle Corrector with Synchronous Input Clock
by: Shao-Ku Kao
Published: (2021-04-01) -
An All-Digital Duty Cycle Corrector with Synchronization and Frequency Doubling
by: Yi Hsien Hsieh, et al.
Published: (2013) -
A Fast-Locking Duty Cycle Corrector With Deskew Capability
by: Wen-Yu Chu, et al.
Published: (2013) -
Design and Implementation of Fast Locking All-Digital Duty Cycle Corrector Circuit with Wide Range Input Frequency
by: Shao-Ku Kao
Published: (2021-01-01)