The Study of Semiconductor Lithography Overlay Control
碩士 === 中華大學 === 電機工程學系碩士班 === 100 === To extend Moore's law, Photolithography has to constantly reduce line width of integrated circuit. As 193nm wavelength light source for exposure has been used, the line width of variety of integrated circuits evolution from 60nm to below 30nm. However o...
Main Authors: | Chang, Po-Chung, 張博忠 |
---|---|
Other Authors: | Kao ,Chuan-Yuan |
Format: | Others |
Language: | zh-TW |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/25792958880100637766 |
Similar Items
-
The Strategy of Overlay Error Control in Semiconductor Lithography
by: Kuo-Yu Wu, et al.
Published: (2008) -
TFT-LCD Lithography Overlay Analysis
by: Chih-Chung Yang, et al.
Published: (2008) -
Overlay Control for Lithography Process
by: Tsu-Chiang Lin, et al.
Published: (2005) -
Research and Design of Semiconductor Lithography Overlay Metrology Simulation System
by: Yung-Kun Tsai, et al.
Published: (2009) -
Mix-and-Match Control for Lithography Overlay
by: Chih-Liang Hsu, et al.
Published: (2005)