Design a High Performance On-chip Interconnection Network for Thousand Many-core Architecture
碩士 === 中原大學 === 資訊工程研究所 === 100 === The continuous improving of semiconductor technology makes more transisters fill into a single chip. Integrating multilple processor cores into a single chip is also a main orientation of developing computer architectures. While integtate more and more cores into...
Main Authors: | Yan-Wen Peng, 彭彥文 |
---|---|
Other Authors: | Slo-Li Chu |
Format: | Others |
Language: | zh-TW |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/86722221034368896238 |
Similar Items
-
Optimizing Network-on-Chip Designs for Heterogeneous Many-Core Architectures
by: Le, Tung Thanh
Published: (2019) -
High-Performance Network-on-Chip Design for Many-Core Processors
by: Wang, Boqian
Published: (2020) -
High Performance Shared Memory Networking in Future Many-core Architectures UsingOptical Interconnects
by: Neel, Brian
Published: (2014) -
Analysis and optimization of global interconnects for many-core architectures
by: Balakrishnan, Anant
Published: (2011) -
An Energy-Efficient High-Throughput Mesh-Based Photonic On-Chip Interconnect for Many-Core Systems
by: Achraf Ben Ahmed, et al.
Published: (2016-03-01)