Successive-Approximation Analog-to-Digital Converter for Low-Power System Applications
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 100 === This thesis presents the two analog-to-digital converters for low-power system applications, and the circuit design is realized by using TSMC 0.18μm 1P6M process. The first architecture is a single-ended SAR-ADC, the PMOS and NMOS are adopted in the input dif...
Main Authors: | Ming-LunFan, 范銘倫 |
---|---|
Other Authors: | Chin-Lung Yang |
Format: | Others |
Language: | zh-TW |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/24078815364182330693 |
Similar Items
-
Low Power Successive Approximation Analog-to-Digital Converter for Biomedical Signal Recording
by: Chuang, Siou-Ming, et al.
Published: (2011) -
Low Power Successive Approximation Register Analog to Digital Converter Design
by: Kun-Ming Yeh, et al.
Published: (2013) -
Low-Power DAC and Successive Approximation Analog to Digital Converter for Biomedical Application
by: Hsin Huang, et al.
Published: (2008) -
Design of An Ultra-low Power Successive Approximation Analog-to-Digital Converter for Wireless Sensor Networks
by: Guo-Ming Lee, et al.
Published: (2006) -
Design of Low Power Successive Approximation Register Analog-to-Digital Converter
by: Lee, Mao-Cheng, et al.
Published: (2013)