Design and Implementation of a Low Memory Access Network Intrusion Detection System with a Small on-Chip Memory
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 100 === In this work, a low memory access network intrusion detection system (NIDS) with a small on-chip memory is presented. The proposed NIDS employs three techniques: 1) page segmentation scheme in off-chip memory, 2) 2-way set associate pattern information page (...
Main Authors: | Chang, Chia-Jung, 張家榮 |
---|---|
Other Authors: | Van, Lan-Da |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/35522193729035197638 |
Similar Items
-
Smart Memory and Network-On-Chip Design for High-Performance Shared-Memory Chip Multiprocessors
by: Lodde, Mario
Published: (2014) -
Power-Efficient and Low-Latency Memory Access for CMP Systems with Heterogeneous Scratchpad On-Chip Memory
by: Chen, Zhi
Published: (2013) -
On Chip Memory Designs for Ultra-Low-Voltage SoC
by: Pei-Yao Chang, et al.
Published: (2013) -
Scalable Inline Network-Intrusion Detection System with Minimized Memory Requirement
by: Kim, T., et al.
Published: (2023) -
Design and Implementation of a Low-Power Random Access Memory Generator
by: Capello, Deborah
Published: (2003)