An LDPC Decoder with SNR Information for IEEE 802.11n
碩士 === 國立交通大學 === 電控工程研究所 === 100 === In this thesis, we implemented an architecture of LDPC decoder for IEEE 802.11n with code rate is 1/2 and code length is 648. In order to reduce the area, we use partial parallel method. We use the SNR information with Min-Sum-Correct algorithm to improve the BE...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2011
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/59464299937537043454 |
| id |
ndltd-TW-100NCTU5449041 |
|---|---|
| record_format |
oai_dc |
| spelling |
ndltd-TW-100NCTU54490412016-04-04T04:17:12Z http://ndltd.ncl.edu.tw/handle/59464299937537043454 An LDPC Decoder with SNR Information for IEEE 802.11n 適用於IEEE 802.11n之使用訊雜比資訊之低密度同位檢查碼解碼器 Hsu, Heng-Chang 許恆昌 碩士 國立交通大學 電控工程研究所 100 In this thesis, we implemented an architecture of LDPC decoder for IEEE 802.11n with code rate is 1/2 and code length is 648. In order to reduce the area, we use partial parallel method. We use the SNR information with Min-Sum-Correct algorithm to improve the BER performance. And make the complexity of multiplier needed for SNR information lower. We also reorder the CNU and BNU so that the hardware complexity can be reduced, and there is a chance to early terminate the LDPC process at the first iteration. The proposed LDPC decoder can achieve 37~ 319Mbps with the total area being 5.3mm2 and the average power being 244mW. 蔡尚澕 2011 學位論文 ; thesis 80 en_US |
| collection |
NDLTD |
| language |
en_US |
| format |
Others
|
| sources |
NDLTD |
| description |
碩士 === 國立交通大學 === 電控工程研究所 === 100 === In this thesis, we implemented an architecture of LDPC decoder for IEEE 802.11n with code rate is 1/2 and code length is 648. In order to reduce the area, we use partial parallel method. We use the SNR information with Min-Sum-Correct algorithm to improve the BER performance. And make the complexity of multiplier needed for SNR information lower. We also reorder the CNU and BNU so that the hardware complexity can be reduced, and there is a chance to early terminate the LDPC process at the first iteration. The proposed LDPC decoder can achieve 37~ 319Mbps with the total area being 5.3mm2 and the average power being 244mW.
|
| author2 |
蔡尚澕 |
| author_facet |
蔡尚澕 Hsu, Heng-Chang 許恆昌 |
| author |
Hsu, Heng-Chang 許恆昌 |
| spellingShingle |
Hsu, Heng-Chang 許恆昌 An LDPC Decoder with SNR Information for IEEE 802.11n |
| author_sort |
Hsu, Heng-Chang |
| title |
An LDPC Decoder with SNR Information for IEEE 802.11n |
| title_short |
An LDPC Decoder with SNR Information for IEEE 802.11n |
| title_full |
An LDPC Decoder with SNR Information for IEEE 802.11n |
| title_fullStr |
An LDPC Decoder with SNR Information for IEEE 802.11n |
| title_full_unstemmed |
An LDPC Decoder with SNR Information for IEEE 802.11n |
| title_sort |
ldpc decoder with snr information for ieee 802.11n |
| publishDate |
2011 |
| url |
http://ndltd.ncl.edu.tw/handle/59464299937537043454 |
| work_keys_str_mv |
AT hsuhengchang anldpcdecoderwithsnrinformationforieee80211n AT xǔhéngchāng anldpcdecoderwithsnrinformationforieee80211n AT hsuhengchang shìyòngyúieee80211nzhīshǐyòngxùnzábǐzīxùnzhīdīmìdùtóngwèijiǎnchámǎjiěmǎqì AT xǔhéngchāng shìyòngyúieee80211nzhīshǐyòngxùnzábǐzīxùnzhīdīmìdùtóngwèijiǎnchámǎjiěmǎqì AT hsuhengchang ldpcdecoderwithsnrinformationforieee80211n AT xǔhéngchāng ldpcdecoderwithsnrinformationforieee80211n |
| _version_ |
1718214967528783872 |