Design of Decimal adders
碩士 === 國立彰化師範大學 === 資訊工程學系 === 100 === Embedded system and wireless system are rapid growth from fixed device to mobile device that about financial, commercial, and Internet-based operation request. Binary number can’t express decimal number a precise value that and low-power become important proble...
Main Authors: | Yen-San Doo, 杜彥諴 |
---|---|
Other Authors: | Chang-Pei Yi |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/22876432969327745986 |
Similar Items
-
Design of Parallel Decimal Adders
by: Yu Mei Wang, et al.
Published: (2011) -
Decimal Multiplication in FPGA with a Novel Decimal Adder/Subtractor
by: Mário P. Véstias, et al.
Published: (2021-06-01) -
Design and Implementation of High-Speed Multi-operand Decimal Adders
by: Hsin-Hao Peng, et al.
Published: (2011) -
Hybrid Adder Designs
by: Shao-kai Chang, et al.
Published: (2010) -
Parallel prefix adder design
by: Choi, Youngmoon
Published: (2008)