An Integrated and Improved Dispatching Approach to Reduce Cycle Time of Wet Etch and Furnace Area in Semiconductor Fabrication
碩士 === 國立清華大學 === 工業工程與工程管理學系 === 100
Main Author: | 張嘉祐 |
---|---|
Other Authors: | 張國浩 |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/46425907366885108393 |
Similar Items
-
Dispatching Rules with Queue-Time-Limit Consideration for Furnace in Wafer Fabrication Factory
by: Chien-Chi Tsai, et al.
Published: (2008) -
Components for gallium arsenide integrated optics fabricated by wet hemical etching
by: Macfayden, D. N.
Published: (1980) -
Automated lot dispatching in semiconductor fabrication
by: Roznitsky, Yoel, 1974-
Published: (2014) -
Dry etching and materials in semiconductor fabrication
by: Banks, Peter Michael
Published: (1989) -
The study of plasma etching in semiconductor fabrication
by: Morgan, R. A.
Published: (1984)