Row Buffer Management Policies in PCM Main Memory Systems
碩士 === 國立臺灣大學 === 資訊工程學研究所 === 100 === As Moore’s Law continues to hold true, the number of concurrently running applications has been increasing, and the capacity requirement of main memory has been much aggravated. For recent years, researchers have been studying new memory technologies that are e...
Main Authors: | Min-Zhong Lu, 呂敏中 |
---|---|
Other Authors: | Chia-Lin Yang |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/19824215718227175522 |
Similar Items
-
Adaptive Page Allocation and Buffer Management of DRAM-PCM Hybrid Memory Architecture
by: Pi-Chieh Cheng, et al.
Published: (2015) -
Fast Booting on PCM-based Hybrid Main Memory
by: Kai-Min Liang, et al.
Published: (2015) -
A Dynamic MLC/SLC Configuration for PCM in Main Memory System
by: Kuo-Lun Chang, et al.
Published: (2019) -
Emerging Non-Volatile Memory and Initial Experiences with PCM Main Memory
by: Grönberg, Axel
Published: (2020) -
Design of a Memory Controlled PCM System
by: Temkin, B. M., et al.
Published: (1971)