Transceivers for Optical Communication in 65-nm CMOS Technology

Transceivers for Optical Communication in 65-nm CMOS Technology

碩士 === 國立臺灣大學 === 電子工程學研究所 === 100 === In this thesis, two different kinds of transceivers for optical communication have been proposed, including a front-end circuit used in laser ranging radar and a 2×25-Gb/s serializer/desrializer (SERDES) for 100-Gb/s Ethernet. They are both implemented in 65-n...

Full description

Bibliographic Details
Main Authors:	Jhih-Yu Jiang, 姜致宇
Other Authors:	Jri Lee
Format:	Others
Language:	en_US
Published:	2012
Online Access:	http://ndltd.ncl.edu.tw/handle/01905389318484176913

Similar Items

Wireline Backplane Transceivers in 65-nm CMOS Technology
by: Yu-Nan Shih, et al.
Published: (2010)

A D-Band Multiplier-Based OOK Transceiver With Supplementary Transistor Modeling in 65-nm Bulk CMOS Technology
by: Bohee Suh, et al.
Published: (2019-01-01)

Analysis and Design of Clock Generators in 65-nm CMOS Technology
by: I-Ting Lee, et al.
Published: (2013)

All-Digital ADC Design in 65 nm CMOS Technology
by: Pathapati, Srinivasa Rao
Published: (2014)

A 32 Gb/s PAM-4 Optical Transceiver With Active Back Termination in 40 nm CMOS Technology
by: Wei-Hsiang Ho, et al.
Published: (2021-01-01)

A 60-Gb/s Wireline Transmitter in 65-nm CMOS Technology
by: Hao-Wei Hung, et al.
Published: (2013)

Tunable Balun Low-Noise Amplifier in 65nm CMOS Technology
by: J. Sturm, et al.
Published: (2014-04-01)

On-Chip Phase Measurement Design Study in 65nm CMOS Technology
by: Haider, Daniyal
Published: (2015)

Design And Investigation Of 65 Nm Rf Cmos Technology Lc-Vco’s
by: Vytautas Mačaitis, et al.
Published: (2014-05-01)

CMOS-NEMS Copper Switches Monolithically Integrated Using a 65 nm CMOS Technology
by: Jose Luis Muñoz-Gamarra, et al.
Published: (2016-02-01)

A 40-Gb/s Wireline Backplane Receiver in 65-nm CMOS Technology
by: Chen-Lun Lin, et al.
Published: (2012)

Design of W-band 65nm-CMOS Wideband Receiver
by: Luo, Yu-Lun, et al.
Published: (2017)

Design Of A 65 Nm Cmos Comparator With Hysteresis
by: Aleksandr Vasjanov, et al.
Published: (2014-05-01)

Design of a 65 nm cmos comparator with hysteresis / 65 nm kmop technologijos histerezinio komparatoriaus projektavimas
by: Aleksandr Vasjanov, et al.
Published: (2014-04-01)

A D-Band Amplifier in 65 nm Bulk CMOS for Short-Distance Data Center Communication
by: Jiang Luo, et al.
Published: (2018-01-01)

All-Digital Smart Temperature Sensor with Self-Calibration in 65nm CMOS Technology
by: Cheng-Ruei Yang, et al.
Published: (2010)

Process Variability-Aware Performance Modeling In 65 nm CMOS
by: Harish, B P
Published: (2011)

High Frequency Electromagnetic Characteristic Analysis of the Routing Path in 65nm CMOS Technology
by: HU,CHEN-PING, et al.
Published: (2013)

Radiation Tolerant, Low Noise Phase Locked Loops in 65 nm CMOS Technology
by: Prinzie Jeffrey, et al.
Published: (2018-01-01)

A Comparison of EDMOS and Cascode Structures for PA Design in 65 nm CMOS Technology
by: Al-Taie, Mahir Jabbar Rashid
Published: (2013)

Design of Pipelined Analog-to-Digital Converter with SI Technique in 65 nm CMOS Technology
by: Rajendran, Dinesh Babu
Published: (2011)

The design of an all-digital VCO-based ADC in a 65nm CMOS technology
by: Thangamani, Manivannan, et al.
Published: (2014)

DC-DC Converters Fabricated in 65nm CMOS Technology for Power Management IC
by: Kuo - Lin Zheng, et al.
Published: (2008)

10-bit C2C DAC Design in 65nm CMOS Technology
by: Kommareddy, Jeevani
Published: (2019)

High-voltage circuits for power management on 65 nm CMOS
by: S. Pashmineh, et al.
Published: (2015-11-01)

A Pattern-guided Adaptive Equalizer in 65nm CMOS
by: Shayan, Shahramian
Published: (2011)

A Pattern-guided Adaptive Equalizer in 65nm CMOS
by: Shayan, Shahramian
Published: (2011)

Design of 60ghz 65nm CMOS power amplifier
by: Aloui, Sofiane
Published: (2010)

A Millimeter-Wave CMOS Injection-Locked BPSK Transmitter in 65-nm CMOS
by: Jiafu Lin, et al.
Published: (2021-03-01)

A High-speed Fiber-optic Receiver for Plastic Optical Fiber Applications in 65 nm CMOS process
by: Dong, Yunzhi
Published: (2012)

A High-speed Fiber-optic Receiver for Plastic Optical Fiber Applications in 65 nm CMOS process
by: Dong, Yunzhi
Published: (2012)

Design of a low-power 60 GHz transceiver front-end and behavioral modeling and implementation of its key building blocks in 65 nm CMOS
by: Kraemer, Michael
Published: (2010)

Design of a low-power 60 GHz transceiver front-end and behavioral modeling and implementation of its key building blocks in 65 nm CMOS
by: Kraemer, Michael M.
Published: (2010)

A Wide-Range All-Digital Delay-Locked Loop in 65nm CMOS technology
by: Chia-Lin Chang, et al.
Published: (2010)

A 16 Gbps, Full-Duplex Transceiver over Lossy On-Chip Interconnects in 28 nm CMOS Technology
by: Arash Ebrahimi Jarihani, et al.
Published: (2020-04-01)

A 2.5 Gbps, 10-Lane, Low-Power, LVDS Transceiver in 28 nm CMOS Technology
by: Xu Bai, et al.
Published: (2019-03-01)

A Study and Design of High Performance Voltage-Controlled Oscillators in 65nm CMOS Technology
by: Afghari, Kamran
Published: (2012)

Design of a Rom-Less Direct Digital Frequency Synthesizer in 65nm CMOS Technology
by: Ebrahimi Mehr, Golnaz
Published: (2013)

TID Sensitivity Assessment of Quadrature LC-Tank VCOs Implemented in 65-nm CMOS Technology
by: De Smedt, V., et al.
Published: (2022)

Design and investigation of 65 nm rf cmos technology lc-vco’s / Aukštadažnių, 65 nm kmop technologijos, lc įtampa valdomų generatorių projektavimas ir tyrimas
by: Vytautas Mačaitis, et al.
Published: (2014-04-01)

Cannot write session to /tmp/vufind_sessions/sess_0u74c54orgqsjl536jm038ta3g