Slack Budgeting for Multi-Bit Flip-Flop Merging
碩士 === 元智大學 === 資訊工程學系 === 100 === Recently, many post-placement Multi-Bit Flip-Flop merging approaches are proposed. When merging flip-flops, we need timing slack on input/output of flip-flops to obtain movable region of flip-flops and determine which flip-flops can be merged. However, most Multi-B...
Main Authors: | Chia-Chieh Lu, 呂嘉杰 |
---|---|
Other Authors: | Rung-BinLin |
Format: | Others |
Language: | en_US |
Online Access: | http://ndltd.ncl.edu.tw/handle/60974165047545123425 |
Similar Items
-
Clock Power Minimization with Maze Routing-based Merging in Multi-Bit Flip-Flop Synthesis
by: 高浩鈞
Published: (2010) -
Using Multi-Bit Flip-Flops for Clock Power Saving
by: Jung-Hung Weng, et al.
Published: (2010) -
Clock and switching power optimization with multi-bit flip-flops
by: Yao-Tsung Chang, et al.
Published: (2011) -
Synthesis of Multi-bit Flip-flops for Clock Power Reduction
by: Chang, An-Chi, et al.
Published: (2011) -
Clock Power Reduction Using Multi-bit Flip-Flops
by: Tsung-Yen Chang, et al.
Published: (2011)