Design and Implementation of a 5GHz Frequency Synthesizer for Wireless Application
碩士 === 華梵大學 === 電子工程學系碩士班 === 101 === In communication systems, whether it is wired or wireless hardware, you can find phase-locked loop. The traditional phase-locked loop (PLL) input reference frequency used quartz oscillator, and the frequency it provided was low; however, the high-speed quartz os...
Main Authors: | YE,SHANG-LUN, 葉上綸 |
---|---|
Other Authors: | Chi-Nan Chuang |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/96867983390964363376 |
Similar Items
-
Design and Implementation of Low-Power Frequency Synthesizer for 5-GHz Wireless Communcation System
by: CHIU, CHIH-KAI, et al.
Published: (2017) -
Design and Implementation of Frequency Synthesizer for 2.4 GHz Wireless Communication
by: Jong-Rong Chen, et al.
Published: (2003) -
Design and Implementation of CMOS Frequency Dividers for 14-63 GHz Frequency Synthesizer Applications
by: Wei-Lun Hsu, et al.
Published: (2008) -
Design and Implement of Injection-Locked Frequency Synthesizer for 60-GHz Wireless Communication Systems
by: Po-Tsang Chen, et al.
Published: (2015) -
DESIGN OF A 5.8-GHz FREQUENCY SYNTHESIZER
by: Wei--Min Liou, et al.
Published: (2004)