Design and Implementation of Wide-Range Multi-phase Delay-Locked Loop
碩士 === 華梵大學 === 電子工程學系碩士班 === 101 === Delay locked loop commonly used in the phase snchronization, Frequency multiplier and multi-phase generation. Compared to the phase locked loop .The advantages are small size,lock speed, can produce multi-phase bound stable. However delay locked loop limited har...
Main Authors: | HONG-JIE GUO, 郭鴻傑 |
---|---|
Other Authors: | Chi-Nan Chuang |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/97448936174539072818 |
Similar Items
-
Design and Implementation of CMOS Wide-Range Delay-Locked Loop
by: Chao-Chyun Chen, et al.
Published: (2008) -
Design of Wide-Range Low-Power Delay- Locked Loops With Multi-Phase Outputs
by: Huei Chen, et al.
Published: (2013) -
Design of Fast-Locked Delay-Locked Loops With Wide-Range Detection
by: Ben-Young Wang, et al.
Published: (2014) -
Design of Delay-Locked Loop with Fast-Lock and Wide-Range Operation
by: Yu-Lung Lo, et al.
Published: (2003) -
Wide-Range Delay-Locked Loop Using New Structure of Phase Detector
by: Yu-Chung Wei, et al.
Published: (2003)