Low Cost and Low Energy-Delay-Product Sub-threshold Logic Design
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 101 === Sub-threshold operation has been shown to be a promising approach for ultra-low power applications, such as portable mobile devices, biomedical electronic systems and wireless sensor network. However, operating logic circuits in the sub-threshold regime would...
Main Authors: | Bo-ZhouKe, 柯柏州 |
---|---|
Other Authors: | Lih-Yih Chiou |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/65954650473020057391 |
Similar Items
-
Low energy digital circuit design using sub-threshold operation
by: Calhoun, Benton Highsmith, 1978-
Published: (2008) -
Design of Low Energy Near-Threshold Dynamic Adder and CORDIC for IoT Applications
by: CHEN, BO-HAO, et al.
Published: (2017) -
Multi-Threshold NULL Convention Logic (MTNCL): An Ultra-Low Power Asynchronous Circuit Design Methodology
by: Liang Zhou, et al.
Published: (2015-05-01) -
Design and Analysis of near threshold voltage CMOS circuits with low delay variance
by: Yung Sheng Chen, et al.
Published: (2014) -
Design of Multi-Threshold Threshold logic Gate
by: Jian-Syong Huang, et al.