High Array Area Efficiency Subthreshold SRAM with Pattern Aware Keeper
碩士 === 國立交通大學 === 電子研究所 === 101 === Static Random Access Memory (SRAM) plays an important role in the System on Chip (SOC) design. Because of the large process variation in the advanced process and the small Ion/Ioff ratio at low voltage, the traditional 6T and 8T SRAM can’t work when operating at l...
Main Authors: | Hu, Yu-Hao, 胡育豪 |
---|---|
Other Authors: | Jou, Shyh-Jye |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/28444535377944533963 |
Similar Items
-
SNM-Aware Subthreshold SRAM Cell and Array Designs
by: WENG, WEI-JIA, et al.
Published: (2017) -
Leakage Current Stability Analysis for Subthreshold SRAM
by: Bai, N., et al.
Published: (2022) -
Testing open defects for subthreshold SRAM designs
by: Chen, Hung-Hsin, et al.
Published: (2010) -
Comprehensive Comparative Analysis of Subthreshold 10T SRAM in 40nm CMOS Technology
by: I-Hao Chiang, et al.
Published: (2012) -
A 9T SRAM Cell for Subthreshold Voltage Applications
by: Chang, Shi-Wei, et al.
Published: (2009)