DESIGN AND IMPLEMENTATION OF ESD PROTECTION CIRCUITS IN NANOSCALE FULLY SILICIDED CMOS TECHNOLOGY
博士 === 國立交通大學 === 電子研究所 === 101 === As CMOS technology is continuously scaled down to nanoscale, the gate oxide becomes thinner and the diffusion junction depth becomes shallower. These lead to the reduced gate oxide breakdown voltage and increased gate leakage current of MOS transistor. The reduced...
Main Authors: | Yeh, Chih-Ting, 葉致廷 |
---|---|
Other Authors: | Ker, Ming-Dou |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/21516069672622673780 |
Similar Items
-
SCR-Based ESD Protection Designs for Radio-Frequency Integrated Circuits in Fully Silicided CMOS Process
by: Lin, Chun-Yu, et al.
Published: (2009) -
ESD protection design for radio-frequency integrated circuits in nanoscale CMOS technology
by: Fan, Mei-Lian, et al.
Published: (2014) -
ESD Protection Device for Deep Submicron CMOS Technology with Silicide Process
by: Wan-Yun Lin, et al.
Published: (2000) -
Advanced ESD Protection Design for Nanoscale CMOS Processes
by: Federico Agustin Altolaguirre, et al.
Published: (2016) -
LOW-LEAKAGE POWER-RAIL ESD CLAMP CIRCUIT IN NANOSCALE CMOS TECHNOLOGY
by: Po-Yen Chiu, et al.
Published: (2008)