Area-Power-Efficient 11-Bit SAR ADC with Delay-Line Enhanced Tuning for Neural Sensing Applications
碩士 === 國立交通大學 === 電子工程學系 電子研究所 === 101 === In a bio-signal acquisition system for high-density neural sensing applications, the occupied area and power consumption are two critical challenges for the neural recoding circuits consisting of recording amplifiers, analog-to-digital converters (ADCs) and...
Main Authors: | Huang, Teng-Chieh, 黃騰頡 |
---|---|
Other Authors: | Chuang, Ching-Te |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/56653870857500181759 |
Similar Items
-
An 11-bit power-efficient 2-bit/cycle SAR ADC with calibration for wireless communication system applications
by: Lo, Shih-Chun, et al.
Published: (2014) -
A 10-Bit Area-Efficient SAR ADC
by: Chao,Hao-tsun, et al.
Published: (2012) -
11-Bit Low-Voltage Area-Power-Efficient ADC Design for High-Density Neural Sensing Applications
by: Yang, Chun-Lin, et al.
Published: (2014) -
An 8-bit 1.1-Msamples/s SAR ADC for CMOS image sensor
by: Li-Hao Liu, et al.
Published: (2007) -
Comparision of ADC Archiectures and Design and Analysis of 8-bit SAR ADC
by: 蘇建森
Published: (1997)