An Error-Floor Lowering technique for Non-binary QC-LDPC Codes
碩士 === 國立清華大學 === 通訊工程研究所 === 101
Main Author: | 陳書偉 |
---|---|
Other Authors: | 翁詠祿 |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/21042264194582108114 |
Similar Items
-
A Hardware-friendly Error- floor Lowering Technique for High-rate QC-LDPC Codes
by: Hsieh, Chieh-Shen, et al.
Published: (2014) -
An Efficient Layered Decoder Architecture with Error-Floor Lowering Technique for High-Rate QC-LDPC Codes
by: Chou, Po Chiao, et al.
Published: (2015) -
Studies on Lowering the Error Floors of Finite Length LDPC codes
by: Li, Huanlin
Published: (2011) -
Unequal Error Protection QC-LDPC Codes for NAND Flash Memory
by: 李佩庭
Published: (2013) -
Lower Bounds on the Lifting Degree of QC-LDPC Codes by Difference Matrices
by: Farzane Amirzade, et al.
Published: (2018-01-01)