Design of All-Digital Phase-Locked Loop with Low Power Time-to-Digital Converter for Zigbee Applications
碩士 === 國立臺灣大學 === 電子工程學研究所 === 101 === Due to the progress in technology, device size and power consumption keep scaling down. Moreover, more and more function blocks are integrated in a single chip. However, there are also some non-ideal effects accompanied with the progressing CMOS technology. An...
Main Authors: | Keng-Yu Lin, 林耿裕 |
---|---|
Other Authors: | Chorng-Kuang Wang |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/35744715902679348558 |
Similar Items
-
low power CMOS design of an all digital phase locked loop
Published: () -
A Low Power Design of Fast Locking All Digital Phase Locked Loop
by: Chih-Chieh Wu, et al.
Published: (2008) -
Design and Application of All-Digital Delay-Locked Loop and All-Digital Phase-Locked Loop
by: You-Jen Wang, et al.
Published: (2010) -
Design of a Time-to-Digital Converter for an All-Digital Phase Locked Loop for the 2-GHz Band
by: Wali, Naveen, et al.
Published: (2013) -
An All-Digital Phase-Locked Loop for Digital Power Management Circuits
by: Yu-Ming Chung, et al.
Published: (2008)