Case Studies for Cache Contention Aware Scheduling

碩士 === 國立雲林科技大學 === 資訊工程系碩士班 === 101 === CUAS (Cache Utilization-Aware Scheduling) multicore scheduling system has been widely used in the existing SPEC CPU2006 benchmark. The main purpose is through classification and scheduling technology to enhance the overall instructions per cycle rate (IPC) an...

Full description

Bibliographic Details
Main Authors: Yi-Sheng Chen, 陳逸昇
Other Authors: Edward T.-H. Chu
Format: Others
Language:en_US
Published: 2013
Online Access:http://ndltd.ncl.edu.tw/handle/66932596335564899907
id ndltd-TW-101YUNT5392032
record_format oai_dc
spelling ndltd-TW-101YUNT53920322015-10-13T22:57:23Z http://ndltd.ncl.edu.tw/handle/66932596335564899907 Case Studies for Cache Contention Aware Scheduling 具快取記憶體感知排程之案例分析 Yi-Sheng Chen 陳逸昇 碩士 國立雲林科技大學 資訊工程系碩士班 101 CUAS (Cache Utilization-Aware Scheduling) multicore scheduling system has been widely used in the existing SPEC CPU2006 benchmark. The main purpose is through classification and scheduling technology to enhance the overall instructions per cycle rate (IPC) and reduce the total execution time of SPEC CPU2006 benchmark. At last, users can achieve maximum performance requirements. However, CUAS multicore scheduling system is only used in the existing SPEC CPU2006 benchmark. If it applied to different platforms and different usage scenarios, it cannot verify CUAS multicore scheduling system practicality. How to use multicore CUAS scheduling system to achieve maximum performance is an important issue. The latest CiPE scheduling method, it is also only used in the existing SPEC CPU2006 benchmark to verify overall performance. If it applied to different platforms and different usage scenarios, it still cannot verify CiPE multicore scheduling system practicality. We study how to use and operate CUAS multicore system scheduling at different usage scenarios, and enhance the overall IPC or reduce total execution time. At last, it verifies its scheduling feasibility in different application scenarios. For this, we will use CUAS scheduling method at different application scenarios, and analyze performance improvements. To verify the effect of CUAS at different application scenarios, we conduct our experiments on an Intel Core2 Quad processor. We compare CUAS multicore scheduling method with the existing method CiPE, and test its performance respectively. The experimental results are shown in this paper, CUAS multicore scheduling methods at different application scenarios have up to 18% improvement. Edward T.-H. Chu 朱宗賢 2013 學位論文 ; thesis 36 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 國立雲林科技大學 === 資訊工程系碩士班 === 101 === CUAS (Cache Utilization-Aware Scheduling) multicore scheduling system has been widely used in the existing SPEC CPU2006 benchmark. The main purpose is through classification and scheduling technology to enhance the overall instructions per cycle rate (IPC) and reduce the total execution time of SPEC CPU2006 benchmark. At last, users can achieve maximum performance requirements. However, CUAS multicore scheduling system is only used in the existing SPEC CPU2006 benchmark. If it applied to different platforms and different usage scenarios, it cannot verify CUAS multicore scheduling system practicality. How to use multicore CUAS scheduling system to achieve maximum performance is an important issue. The latest CiPE scheduling method, it is also only used in the existing SPEC CPU2006 benchmark to verify overall performance. If it applied to different platforms and different usage scenarios, it still cannot verify CiPE multicore scheduling system practicality. We study how to use and operate CUAS multicore system scheduling at different usage scenarios, and enhance the overall IPC or reduce total execution time. At last, it verifies its scheduling feasibility in different application scenarios. For this, we will use CUAS scheduling method at different application scenarios, and analyze performance improvements. To verify the effect of CUAS at different application scenarios, we conduct our experiments on an Intel Core2 Quad processor. We compare CUAS multicore scheduling method with the existing method CiPE, and test its performance respectively. The experimental results are shown in this paper, CUAS multicore scheduling methods at different application scenarios have up to 18% improvement.
author2 Edward T.-H. Chu
author_facet Edward T.-H. Chu
Yi-Sheng Chen
陳逸昇
author Yi-Sheng Chen
陳逸昇
spellingShingle Yi-Sheng Chen
陳逸昇
Case Studies for Cache Contention Aware Scheduling
author_sort Yi-Sheng Chen
title Case Studies for Cache Contention Aware Scheduling
title_short Case Studies for Cache Contention Aware Scheduling
title_full Case Studies for Cache Contention Aware Scheduling
title_fullStr Case Studies for Cache Contention Aware Scheduling
title_full_unstemmed Case Studies for Cache Contention Aware Scheduling
title_sort case studies for cache contention aware scheduling
publishDate 2013
url http://ndltd.ncl.edu.tw/handle/66932596335564899907
work_keys_str_mv AT yishengchen casestudiesforcachecontentionawarescheduling
AT chényìshēng casestudiesforcachecontentionawarescheduling
AT yishengchen jùkuàiqǔjìyìtǐgǎnzhīpáichéngzhīànlìfēnxī
AT chényìshēng jùkuàiqǔjìyìtǐgǎnzhīpáichéngzhīànlìfēnxī
_version_ 1718082890094346240