Low Power Consumption and High Linearity Mixer Design for DSRC Applications
碩士 === 元智大學 === 通訊工程學系 === 101 === This paper presents a low power consumption and high linearity mixer design for dedicated-short-range-communications (DSRC) applications. The designed mixer is in the double-balanced configuration similar to the Gilbert-cell structure, The mixer core is worked at...
Main Authors: | Chih-Wen Huang, 黃志文 |
---|---|
Other Authors: | Chien-Chang Huang |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/46582160162133920335 |
Similar Items
-
Antenna design automation and application for DSRC
by: Yuan-Chang Hou, et al.
Published: (2006) -
A Design of Low-Power 10-bit 1-MS/s Asynchronous SAR ADC for DSRC Application
by: Deeksha Verma, et al.
Published: (2020-07-01) -
Design of High Gain Low Power Mixers for Vehicle Systems Application
by: Jheng-Jie He, et al.
Published: (2018) -
High Linearity and Low-Power RF CMOS Mixers for Wireless Communication
by: Kung-Hao Liang, et al.
Published: (2008) -
Research of Millimeter-wave Broadband Mixer and HighConversion Gain with Low LO Power and Low dc PowerConsumption of Sub-harmonic Mixer
by: Yi-Ching Wu, et al.
Published: (2018)