An All-digital Delay-locked Loop for 3D ICs Die-to-die Clock Synchronization

碩士 === 國立中正大學 === 資訊工程研究所 === 102 === With the advance of system-on-a-chip (SoC) technology, many transistors can be integrated into a single chip. However, in an SoC, there may have many global wires with long distances, and the highest clock speed of a SoC are usually limited by these wires. There...

Full description

Bibliographic Details
Main Authors: Chi-Yu Hou, 侯紀宇
Other Authors: Ching-Che Chung
Format: Others
Language:en_US
Published: 2014
Online Access:http://ndltd.ncl.edu.tw/handle/js9kwd