Design and application of PLL for wide range and low noise
碩士 === 華梵大學 === 電子工程學系碩士班 === 102 === Recent years due to advances in technology also allows around 3C products more functions and smaller bulk,Such as: phones, tablets, driving record ... etc.,However, these products have in common is a small, multi-function, performance stable, accurate operation...
Main Authors: | YUE TENG LIOU, 劉岳縢 |
---|---|
Other Authors: | Chi Nan Chuang |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/37129102558142106644 |
Similar Items
-
Design of PRPG IP with Wide-Range PLL
by: Yung-Sung, Zhang, et al.
Published: (2007) -
Design of Injection-Locked Low Noise PLL
by: LIU,SHAO-CHUN, et al.
Published: (2016) -
A Wide Capture Range PLL based on All-Digital Design
by: Hsieh, Chin-Yi, et al.
Published: (2011) -
An Ultra Low Power All Digital PLL for WidePower Supply Range
by: Yu-Tso Chen, et al.
Published: (2009) -
Design of Low Phase Noise Phase-locked-loop (PLL)
by: Hsing-shan Ko, et al.
Published: (2009)