Design and application of PLL for wide range and low noise

Design and application of PLL for wide range and low noise

碩士 === 華梵大學 === 電子工程學系碩士班 === 102 === Recent years due to advances in technology also allows around 3C products more functions and smaller bulk，Such as: phones, tablets, driving record ... etc.，However, these products have in common is a small, multi-function, performance stable, accurate operation...

Full description

Bibliographic Details
Main Authors:	YUE TENG LIOU, 劉岳縢
Other Authors:	Chi Nan Chuang
Format:	Others
Language:	zh-TW
Published:	2013
Online Access:	http://ndltd.ncl.edu.tw/handle/37129102558142106644

Similar Items

Design of PRPG IP with Wide-Range PLL
by: Yung-Sung, Zhang, et al.
Published: (2007)

Design of Injection-Locked Low Noise PLL
by: LIU,SHAO-CHUN, et al.
Published: (2016)

A Wide Capture Range PLL based on All-Digital Design
by: Hsieh, Chin-Yi, et al.
Published: (2011)

An Ultra Low Power All Digital PLL for WidePower Supply Range
by: Yu-Tso Chen, et al.
Published: (2009)

Design of Low Phase Noise Phase-locked-loop (PLL)
by: Hsing-shan Ko, et al.
Published: (2009)

A Digital PLL Using Current-Step Controller for Wide Operating Range Application
by: Yu-Ling Chang, et al.
Published: (2010)

The Design of Low-Power High-Speed Low-Noise PFD_CP_SC_PLL
by: Sheng-Yuan Cheng, et al.
Published: (2007)

A Study of Transient Response and Phase Noise of PLL Frequency Synthesizer
by: 蕭天岳
Published: (2001)

A Wide Band PLL with A High Linearity VCO in Full Range
by: Kuo-kang Hsi, et al.
Published: (2015)

New strategies for low noise, agile PLL frequency synthesis
by: Wang, H.
Published: (2009)

Wide range of low noise PLLs for wireless communications
by: Cheng,ya-fan, et al.
Published: (2018)

A low phase noise PLL using novel band-selection VCO
by: Cheng-Lin Huang, et al.
Published: (2012)

A low noise PLL-based frequency synthesiser for X-band radar
by: Moes, Henderikus Jan
Published: (2008)

Design and Application of CMOS PLL/DLL
by: June-Ming Hsu, et al.
Published: (1999)

Design of A PLL with Fast-Lock and Low Jitter
by: SHAO-KU KAO, et al.
Published: (2002)

The Design and Implementation of PLL
by: Yang Po-Hwa, et al.
Published: (2005)

A Supply-Noise-Insensitive PLL Design with A Supply Regulated VCO
by: Kai-Hsiang Huang, et al.
Published: (2007)

Built-in Phase Noise Measurement Technique for on Chip PLL
by: Kuo, Po-I, et al.
Published: (2016)

Wide band, low-noise amplifiers for the mid-range SKA
by: Botes, Dewald Alewyn
Published: (2015)

FPGA Design for PLL
by: Chen, Pu-Ching, et al.
Published: (1993)

10 cm range small-size reference microwave oscillator on a coaxial resonator with a PLL and a low level of phase noise
by: Samokhin Sergey, et al.
Published: (2019-01-01)

Design Considerations for Autocalibrations of Wide-Band ΔΣ Fractional-N PLL Synthesizers
by: Jaewook Shin, et al.
Published: (2011-01-01)

Summer-Less Dual Charge Pump Based PLL With Wide Lock Range Using Analog Frequency Detector
by: Raghavendra, R G
Published: (2011)

Semidigital PLL Design for Low-Cost Low-Power Clock Generation
by: Ni Xu, et al.
Published: (2011-01-01)

Design of a low jitter digital PLL with low input frequency
by: Jung, Seokmin
Published: (2012)

A PLL Based COMS Frequency Synthesizer for Low-Power WCDMA Applications
by: Kuan-Hung Liu, et al.
Published: (2005)

Analysis and Design of Wide Tuning Range Low Phase Noise mm-wave LC-VCOs
by: Wu, Qiyang
Published: (2013)

Design of Wide-band Low Noise Amplifier for Wireless Applications
by: I-Jui She, et al.
Published: (2011)

The Study of PLL and DLL and Its Application to Low Cost Tester
by: Yu-Lang Chen, et al.
Published: (2002)

Semi-digital PLL architecture for ultra low bandwidth applications
by: George, Edmond (Edmond Fernandez)
Published: (2013)

PLL design and investigation in CMOS
by: Jevgenij Charlamov
Published: (2010-02-01)

The Design and Application of CMOS PLL-Based Frequency Synthesizers
by: Yuen-Tai Chang, et al.
Published: (2010)

Design and Implementation of Phase-Locked Loop With Wide Range and Low Noise forBluetooth and WLAN Operation
by: Chiu,Huan-Kai, et al.
Published: (2015)

A Multi-Phase Digital PLL Circuit Design
by: Chun-Fu Liu, et al.
Published: (2009)

Design of Wide-band Low Noise Amplifiers
by: Wei-Chen Lo, et al.
Published: (2009)

The Design of Low Noise Amplifier for WLANs and Wide-Band System Application
by: Jen-Yong Huang, et al.
Published: (2005)

An Approach for a Wide Dynamic Range Low-Noise Current Readout Circuit
by: Wei Wang, et al.
Published: (2020-07-01)

A Fast Lock Technique for the 5Ghz Wide band PLL Frequency Synthesizer Design
by: Guan-Wei Ke, et al.
Published: (2013)

An Optimized Loop Bandwidth Technique for the 5GHz Wide band PLL Frequency Synthesizer Design
by: Sheng-Hsiang Yang, et al.
Published: (2011)

Research and Design of Filter and PLL-Synthesizer for RF Transceiver Application
by: CHIH-CHIEH CHUNG, et al.
Published: (2008)