Yield Improvement and High-performance Design in 3-D Integrated Circuits
博士 === 國立清華大學 === 資訊工程學系 === 102 === With the advances of VLSI design technology, yield loss, manufacturing cost, and reliability are more and more important. To tackle these issues, the yield improvement, cost reduction, and reliability mechanisms methodologies are required. In this dissertation, X...
Main Authors: | Chen, Fu-Wei, 陳福偉 |
---|---|
Other Authors: | Hwang, TingTing |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/28897957667112097626 |
Similar Items
-
Yield Improvement and High-Performance Design in Circuit Level and Architecture Level
by: Lo, Wei Hen, et al.
Published: (2015) -
Floorplan Design and Yield Enhancement of 3-D Integrated Circuits
by: Nain, Rajeev Kumar
Published: (2011) -
Test Interface and Integration for High Yield 3D IC Design
by: Ming-Hsien Wu, et al.
Published: (2010) -
Using Six Sigma Methodology to Improve Integrated Circuit Final Test Yield
by: Chen, Yu-Cheng, et al.
Published: (2018) -
Statistical Design For Yield And Variability Optimization Of Analog Integrated Circuits
by: Nalluri, Suresh Babu
Published: (2011)