An Inductor-less 20 Gb/s AC Coupled Chip-to-Chip Interconnect
碩士 === 國立臺灣大學 === 電子工程學研究所 === 102 === Today, the scaling of MOS transistor dimensions is a key factor in the improvement of performance of CMOS technology. High speed links with small AC coupling capacitances are increasing in importance. As a result, the receiver receives a stream of positive and...
Main Authors: | Ying-Han Lee, 李盈翰 |
---|---|
Other Authors: | Chung-Ping Chen |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/68566422711759993272 |
Similar Items
-
A 12Gb/s AC Coupled Chip-to-Chip Receiver
by: Shuo-Hong Hung, et al.
Published: (2011) -
A 9Gb/s AC Coupled Chip-to-Chip Receiver
by: Hsien-Chen Chiu, et al.
Published: (2010) -
Wireless inter-chip signal interconnect using vertical coupled inductors for 3D-IC applications
by: Guan-Ming Wu, et al.
Published: (2008) -
The Study of Capacitive Coupling Interconnect for Chip-to-chip Communication Technique
by: Chien-Chang Lai, et al.
Published: (2011) -
Design and Implementation of Capacitive Coupling Interconnect for Chip-to-Chip Communication
by: Lin, Shiu-Hui, et al.
Published: (2007)