Digital Multiplying Delay-Locked Loop Using Switched Biasing Technique and Digital Phase-Locked Loop with Bandwidth Calibration
碩士 === 國立臺灣大學 === 電子工程學研究所 === 102 === This thesis consists of two parts. The first part implement a digital multiplying delay-locked loop (DMDLL) using switched biasing technique. This DMDLL uses the proposed select logic and its main divider can be turned off to reduce the power consumption. The...
Main Authors: | Chi-Huan Chiang, 蔣季寰 |
---|---|
Other Authors: | 劉深淵 |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/90227530337968693370 |
Similar Items
-
Digital Phase-Locked Loop With Background Supply Noise Calibration and Injection-Locked Clock Multiplier
by: Che-Wei Tien, et al.
Published: (2017) -
Design and Application of All-Digital Delay-Locked Loop and All-Digital Phase-Locked Loop
by: You-Jen Wang, et al.
Published: (2010) -
Delay-Locked Loops with fast lock and phase error calibration
by: Chun Yi Kuo, et al.
Published: (2012) -
A Spur Cancellation Technique for Digital Multiplying Delay-Locked Loops
by: Yu-Hong Yang, et al.
Published: (2016) -
All-Digital Phase-Locked Loops with Multiple-Delay Switching TDC
by: Lin, Cheng-Chung, et al.
Published: (2016)