Analysis and Design of Signal Integrity for DDR3 Memory System on Two-Layer PCB
碩士 === 國立臺灣大學 === 電信工程學研究所 === 102 ===
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2014
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/44119420299021146662 |
| Summary: | 碩士 === 國立臺灣大學 === 電信工程學研究所 === 102 ===
|
|---|