A 14-bit High Accuracy Current-Steering DAC
碩士 === 國立臺灣科技大學 === 電子工程系 === 102 === A general methodology to construct highly matched layout pattern for multiple-device is proposed in this thesis. With these general methodologies, engineers will have more degrees of freedom for choosing layout pattern according to their innovations and the degr...
Main Authors: | Yu-long Sun, 孫玉龍 |
---|---|
Other Authors: | Shao-Yun Fang |
Format: | Others |
Language: | zh-TW |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/95263781938376185817 |
Similar Items
-
A 14-bit 500MS/s High Accuracy Current-Steering CMOS DAC
by: Antony Hutahaean, et al.
Published: (2015) -
A 6-bit 1GS/s Current-Steering DAC
by: Hsing-Ming Lu, et al.
Published: (2012) -
A 14bit 100MS/s Current-Steering DAC with a Low Cost Self-Calibration Structure
by: Chun-Chi Chang, et al.
Published: (2007) -
A 14-bit 200MS/s Current-Steering DAC with Digitally Assisted Calibration and Dynamic Matching Techniques
by: Lai, Yan-Fong, et al.
Published: (2011) -
A 14-bit 100MSPS Current-Steering DAC with RMDWA Algorithm and New Return-to-Zero Scheme
by: Chih-Yuan Hsu, et al.
Published: (2006)