Design of A Fast Lock-In All-Digital Phase-Locked Loop in 40-nm CMOS Technology
碩士 === 國立中正大學 === 資訊工程研究所 === 103 === In recent years, biomedical electronic applications, spread-spectrum clock generators, implantable medical devices, and frequency hopping wireless applications are widely used in system-on-a-chip (SoC). In an SoC, it requires different clock sources for differen...
Main Authors: | Chi-Kuang Lo, 羅啟光 |
---|---|
Other Authors: | Ching-Che Chung |
Format: | Others |
Language: | en_US |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/3aq725 |
Similar Items
-
45nm CMOS, low jitter, all-digital delay locked loop with a circuit to dynamically vary phase to achieve fast lock
Published: () -
Area-Efficient Fast-Locking All Digital Phase-Locked Loops
by: Chen,Po-Han, et al.
Published: (2016) -
High-frequency wide-range all digital phase locked loop in 90nm CMOS
by: Muppala, Prashanth
Published: (2011) -
An All-Digital Phase-Locked Loop with Dynamic Phase Control for Fast Locking
by: Yun-Chen Chuang, et al.
Published: (2011) -
Fast Locking All-Digital Phase-Locked Loop with Higher-Order Filter
by: Chang, Chia-Chen, et al.
Published: (2016)