Low Power Design of Sub-micron Embedded SRAM
碩士 === 國立交通大學 === 電子工程學系 電子研究所 === 103 === For portable and wearable devices, energy efficiency is an important issue to last the life time of batteries. In modern ICs, more and more on-chip memories are being integrated on a die. It is well known that Static Random Access Memory (SRAM) will dominat...
Main Authors: | Zhao, Jun-Kai, 趙俊凱 |
---|---|
Other Authors: | Jou, Shyh-Jye |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/94474785860223079095 |
Similar Items
-
CIRCUIT DESIGN TECHNIQUES FOR HIGH RELIABITY SUB-MICRON PROCESS SRAM
by: Kian-Ann Gan, et al.
Published: (2007) -
Subthreshold Operation and Low-Power Embedded SRAM Design and Implementation
by: Chiu, Yi-Wei, et al.
Published: (2014) -
Low-Power Soft-Error-Robust Embedded SRAM
by: Shah, Jaspal Singh
Published: (2013) -
Low Voltage and High Speed Embedded SRAM Design
by: Chen, Yung-Chih, et al.
Published: (2010) -
Low-Power Built-in Self-Test Techniques for Embedded SRAMs
by: Chia-Hsiu Liu, et al.
Published: (2007)