40nm 256Kb Low VDDMIN 8T Dual-Port SRAM Design
碩士 === 國立交通大學 === 電子工程學系 電子研究所 === 103 === Dual-port static random access memory (DP-SRAM) has been widely used in graphics chip and media processing because of its multiple access behavior. The DP-SRAM can allow computer CPU to draw the image at the same time that video hardware is reading out to s...
Main Authors: | Zheng, Ming-Ching, 鄭銘慶 |
---|---|
Other Authors: | Chuang, Ching-Te |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/n76mmq |
Similar Items
-
Low VDDMIN 512Kb 8T SRAM Design in 40nm CMOS Process
by: Chen, Chien-Hen, et al.
Published: (2011) -
40nm Low Vmin 256-Kb 8T SRAM Design
by: Chang, Zhi-Hao, et al.
Published: (2013) -
40nm 256Kb 6T SRAM with Low-Power and Write Assistant Design
by: 鍾兆貴
Published: (2013) -
40nm Low VMIN Pipeline 512Kb 8T SRAM Design
by: Chu, Li-Wei, et al.
Published: (2012) -
28nm High-k Metal-Gate 256kb Near-/Sub-threshold 6T SRAM Design
by: Li, Kuang-Yu, et al.
Published: (2015)