Design of the Complementary Face-Tunneling FET for Ultra-low Power Applications
碩士 === 國立交通大學 === 電子工程學系 電子研究所 === 103 === Tunneling effect is a common phenomenon when transistors shrink to the nanoscale, for transistors, usually considered as negative effects mostly. Tunnel FET is a transistor used tunneling mechanism as the control switch of channel, in recent years, it is co...
Main Authors: | Zhao, Yu-Bin, 趙堉斌 |
---|---|
Other Authors: | Chung, Shao-Shiun |
Format: | Others |
Language: | en_US |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/tmgd3z |
Similar Items
-
Design and Analysis of Nanoscale FinFET and Tunnel FET Devices for Ultra-Low-Power SRAM, Logic and Analog Applications
by: Chen, Yin-Nien, et al.
Published: (2016) -
InGaAs/GaAsSb quantum-well Tunnel-FETs for ultra-low power applications
by: Yu, Tao, Ph. D. Massachusetts Institute of Technology
Published: (2016) -
Design of Complementary Tilt-Gate Tunneling Field Effect Transistor for Ultra-Low-Power Applications
by: Lin, Yi-Hsien, et al.
Published: (2015) -
Exploration and Evaluation of TCAM with Hybrid Tunneling FET and FinFET Devices for Ultra-Low-Voltage Applications
by: Tu, Meng-Hsuan, et al.
Published: (2016) -
Design and Analysis of Nanoscale FinFET, Tunnel FET and Hetero-Channel 3D Integrated Ultra-Thin-Body Devices for Ultra-Low-Power SRAM and Logic Circuits
by: Fan, Ming-Long, et al.
Published: (2014)