An All Digital Phase-Locked Loop Using Multi-Stage TDC with 1ps Minimum Resolution
碩士 === 國立交通大學 === 電機工程學系 === 103 === With the rapid growth of technology and the trend of integrated circuits, the Phase-Locked Loop (PLL) plays an important role in a variety of integrated circuit applications. The Phase-Locked Loop generates a stable clock signal as a reference signal to ensure ci...
Main Authors: | Cheng, Ju-Han, 鄭如涵 |
---|---|
Other Authors: | Hung, Chung-Chih |
Format: | Others |
Language: | zh-TW |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/37euwp |
Similar Items
-
All-Digital Phase-Locked Loops with Multiple-Delay Switching TDC
by: Lin, Cheng-Chung, et al.
Published: (2016) -
An All-Digital Phase-Locked Loop with Dual-Mode Low-Power TDC
by: Wu, Bo-You, et al.
Published: (2018) -
Fast-Locking All-Digital Phase-Locked Loop with Parallel Processing TDC and Interpolated DCO
by: Fan, Sheng-Kai, et al.
Published: (2017) -
An All-Digital Phase-Locked Loop Using a Time-Amplifier TDC with Calibration mechanism
by: 蕭彥邦
Published: (2014) -
A Fast-Locking All-Digital PLL with 1ps resolution TDC using Calibrated Time Amplifier and Interpolation DCO
by: Hua, Yi-Hsiang, et al.
Published: (2015)