Design of Fast-Locked Digitally Controlled Low-Dropout Regulator in Ultra-Low Voltage Input
碩士 === 淡江大學 === 電機工程學系碩士班 === 103 === With the advance of process and the growth in demand of automobile electronic devices, portable electronic devices, and wearable electronic devices, supply voltage of System-on-a-Chip (SoC) significantly decreased. The purpose of this paper is according to the m...
Main Authors: | Yu-Yao Lin, 林鈺堯 |
---|---|
Other Authors: | Wei-Bin Yang |
Format: | Others |
Language: | zh-TW |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/47568165269099781919 |
Similar Items
-
Asynchronous Digital Low-Dropout Regulator with Dual Adjustment Modes in Ultra-Low Voltage Input
by: Chi-HsuanSun, et al.
Published: (2019) -
Fast Transient Output-Capacitorless Low-Dropout Voltage Regulator
by: Chun-HsunWu, et al.
Published: (2012) -
A Low-voltage Low-dropout Regulator
by: LEE, TING-TA, et al.
Published: (2016) -
The Design of The Capacitor-free Low-dropout Voltage Linear Regulator with Fast Transient Response
by: 張洋睿
Published: (2013) -
Low power low-dropout voltage regulator (LDO) with fast load transient response
by: Lim, Lay Leng
Published: (2013)