Evaluation of Thermal Deformation and Strength of Silicon Interposer Used in 2.5D IC Package
碩士 === 長庚大學 === 機械工程學系 === 104 === With the advances of the electronic packaging, 2.5D IC and 3D IC with Cu through silicon vias (copper TSVs) which can providing the improvement of circuit density and interconnect performance become a trend. In every 2.5D IC, there is a Cu TSVs interposer for conne...
Main Authors: | Huan Yin Liu, 劉桓吟 |
---|---|
Other Authors: | M. Y. Tsai |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/36dvh8 |
Similar Items
-
The Study of Thermal Behavior of 2.5D Package with Embedded Interposer
by: JHENG, YUAN-JYUN, et al.
Published: (2014) -
Measurement and Simulation of Thermal Deformation of 2.5D IC Packages
by: Chia Ming Liu, et al.
Published: (2018) -
Timing aware testing and repair for interposer wires in 2.5-D IC
by: Lee, Jeo-Yen, et al.
Published: (2013) -
2.5D package interposer automatic design based on Allegro Package Design
by: Zhang Cheng, et al.
Published: (2019-08-01) -
Silicon Interposer Testing for 3D Semiconductor Packaging
by: Jiun-JieHuang, et al.
Published: (2011)