Flatness Investigation of the Embedded Interposer of 3D-ICs
碩士 === 中原大學 === 機械工程研究所 === 104 === With the advancements in technology, electronics products are continuously being miniaturized, low weight and multi-functions in recent years. Generally, lithography procedures are used in the semiconductor industry to achieve the desired miniaturization but are b...
Main Authors: | Hsing-Ning Liu, 劉昕寧 |
---|---|
Other Authors: | Chang-Chun Lee |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/62359888954801698586 |
Similar Items
-
Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs
by: Chang, Min-Sheng, et al.
Published: (2013) -
DfT Architecture and Interconnect Defect Diagnosis and Repair for Interposer-Based 3D-ICs
by: Chi, Chun-Chuan, et al.
Published: (2014) -
On Reducing Wirelength in Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs
by: Huang, Wei-Che, et al.
Published: (2014) -
Evaluation of Thermal Deformation and Strength of Silicon Interposer Used in 2.5D IC Package
by: Huan Yin Liu, et al.
Published: (2016) -
Timing aware testing and repair for interposer wires in 2.5-D IC
by: Lee, Jeo-Yen, et al.
Published: (2013)