28nm High-k Metal Gate 4kb SRAM-Based FIFO with Ripple Bit-Line
碩士 === 國立交通大學 === 電子工程學系 電子研究所 === 104 === Nowadays, the embedded memory operating in low voltage progressively becomes a major trend in System-On-Chip (SoCs) to reduce the dynamic and standby power for portable devices and for ultra-low power bio-medical and wireless sensor applications. This the...
Main Author: | 劉皓軒 |
---|---|
Other Authors: | 莊景德 |
Format: | Others |
Language: | en_US |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/t7w2u7 |
Similar Items
-
28nm High-k Metal-Gate 256kb Near-/Sub-threshold 6T SRAM Design
by: Li, Kuang-Yu, et al.
Published: (2015) -
28nm 4kb 1W2R Sub-threshold Schmitt Trigger SRAM First-In-First-Out (FIFO) for IoT Applications
by: Tseng, Huan-Jan, et al.
Published: (2017) -
Design and Comparative Study of 28nm ULV Bit-Interleaved SRAM Cells
by: Xuan-Yu Lin, et al.
Published: (2015) -
28nm 36Kb High Speed 6T SRAM Macro Design with Source Follower PMOS Read and Bit-Line Under-Drive
by: Hong, Chi-Hao, et al.
Published: (2014) -
40nm Low Vmin 256-Kb 8T SRAM Design
by: Chang, Zhi-Hao, et al.
Published: (2013)