Refining The Package Processing and Material Analysis for Wafer Level Chip Scale Package

碩士 === 國立交通大學 === 理學院應用科技學程 === 104 === Wafer level package is one of the advanced integrated circuit (IC) packages.The packaging processing is carried out directly on the whole wafer after it is produced. Then, the packed wafer is cut into single ICs. Neither wire bonding nor fillers are required i...

Full description

Bibliographic Details
Main Authors: Chen, Yung-Wei, 陳詠偉
Other Authors: Jian, Wen-Bin
Format: Others
Language:zh-TW
Published: 2016
Online Access:http://ndltd.ncl.edu.tw/handle/42722700973187991870

Similar Items