Systematic Variation Analysis for Application of Array Block Capacitances in Analog Integrated Circuits
碩士 === 國立中央大學 === 電機工程學系 === 104 === As the evolution of semiconductor process technology, the size of elements and the width of wires on chips are reduced. These changes result in some uncontrollable alterations of process and aggravate the mismatch and parameter variation of components. Nowadays,...
Main Authors: | Kai-Xun Wu, 吳凱勛 |
---|---|
Other Authors: | Jwu-E Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/47253470078486649415 |
Similar Items
-
Matrix Analysis for Mismatching ofTwo-Equal Array Block Capacitances inAnalog Integrated Circuits
by: Hou-Yun Lin, et al.
Published: (2011) -
Routing for Analog Integrated Circuits
by: Kai-Chi Hsu, et al.
Published: (2008) -
An Analog Interface Circuit for Capacitive Angle Encoder Based on a Capacitance Elimination Array and Synchronous Switch Demodulation Method
by: Bo Hou, et al.
Published: (2019-07-01) -
Analog GAAS optoelectronic integrated circuits for large scale arrays
by: Grot, Annette C.
Published: (1994) -
The New Criteria to Evaluate the Performance of the Capacitor Array in the Analog Integrated Circuits
by: Hsing-Chiao Chen, et al.
Published: (2018)