A Wide Range Triple-Push Phase-Locked Loop with Bandwidth Calibration
碩士 === 國立中央大學 === 電機工程學系 === 104 === A 0.8 ~ 8.1 GHz wide range phase-locked loop (WRPLL) with bandwidth calibration mechanism is proposed. In this thesis, triple-push technique is used to extend the oscillator tuning range without influence the stability of phase-locked loop. Furthermore, it ca...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/46070785887126018361 |
id |
ndltd-TW-104NCU05442068 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-104NCU054420682017-05-14T04:32:19Z http://ndltd.ncl.edu.tw/handle/46070785887126018361 A Wide Range Triple-Push Phase-Locked Loop with Bandwidth Calibration 具頻寬校正機制之寬頻三倍頻鎖相迴路設計 Yen-Ching Hsu 徐延慶 碩士 國立中央大學 電機工程學系 104 A 0.8 ~ 8.1 GHz wide range phase-locked loop (WRPLL) with bandwidth calibration mechanism is proposed. In this thesis, triple-push technique is used to extend the oscillator tuning range without influence the stability of phase-locked loop. Furthermore, it can relieve difficulties effectively in design loop bandwidth for wide range application. For the weakness of the tripler output power, differential structure are used in oscillator and tripler to enhance 3rd harmonic energy. The output swing of tripler is about twice as large as the traditional single-ended structure. The off-chip control signals are used to adjust both divider ratio and charge pump current in order to maintain the bandwidth and stability across the operating range. In a addition, instead of using any other phase averaging techniques, this thesis proposed a highly symmetric layout method to reduce phases mismatch without increase extra area cost. The experiment chip of the proposed WRPLL was implemented with 90 nm CMOS process. The measured output frequency is 0.8 ~ 2.7 GHz for PLL output and 2.4 ~ 8.1 GHz for tripler output at 1.0 V supply voltage with 13.9 mW power consumption at the highest operating frequency. The maximum improvement of phase noise after bandwidth calibration is 10 dBc/Hz at 1 MHz frequency offset at 2.7 GHz output frequency. The full chip area is 1.20 mm2 and the core area is 0.048 mm2. Kuo-Hsing Cheng 鄭國興 2016 學位論文 ; thesis 104 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立中央大學 === 電機工程學系 === 104 === A 0.8 ~ 8.1 GHz wide range phase-locked loop (WRPLL) with bandwidth calibration mechanism is proposed. In this thesis, triple-push technique is used to extend the oscillator tuning range without influence the stability of phase-locked loop. Furthermore, it can relieve difficulties effectively in design loop bandwidth for wide range application. For the weakness of the tripler output power, differential structure are used in oscillator and tripler to enhance 3rd harmonic energy. The output swing of tripler is about twice as large as the traditional single-ended structure. The off-chip control signals are used to adjust both divider ratio and charge pump current in order to maintain the bandwidth and stability across the operating range. In a addition, instead of using any other phase averaging techniques, this thesis proposed a highly symmetric layout method to reduce phases mismatch without increase extra area cost.
The experiment chip of the proposed WRPLL was implemented with 90 nm CMOS process. The measured output frequency is 0.8 ~ 2.7 GHz for PLL output and 2.4 ~ 8.1 GHz for tripler output at 1.0 V supply voltage with 13.9 mW power consumption at the highest operating frequency. The maximum improvement of phase noise after bandwidth calibration is 10 dBc/Hz at 1 MHz frequency offset at 2.7 GHz output frequency. The full chip area is 1.20 mm2 and the core area is 0.048 mm2.
|
author2 |
Kuo-Hsing Cheng |
author_facet |
Kuo-Hsing Cheng Yen-Ching Hsu 徐延慶 |
author |
Yen-Ching Hsu 徐延慶 |
spellingShingle |
Yen-Ching Hsu 徐延慶 A Wide Range Triple-Push Phase-Locked Loop with Bandwidth Calibration |
author_sort |
Yen-Ching Hsu |
title |
A Wide Range Triple-Push Phase-Locked Loop with Bandwidth Calibration |
title_short |
A Wide Range Triple-Push Phase-Locked Loop with Bandwidth Calibration |
title_full |
A Wide Range Triple-Push Phase-Locked Loop with Bandwidth Calibration |
title_fullStr |
A Wide Range Triple-Push Phase-Locked Loop with Bandwidth Calibration |
title_full_unstemmed |
A Wide Range Triple-Push Phase-Locked Loop with Bandwidth Calibration |
title_sort |
wide range triple-push phase-locked loop with bandwidth calibration |
publishDate |
2016 |
url |
http://ndltd.ncl.edu.tw/handle/46070785887126018361 |
work_keys_str_mv |
AT yenchinghsu awiderangetriplepushphaselockedloopwithbandwidthcalibration AT xúyánqìng awiderangetriplepushphaselockedloopwithbandwidthcalibration AT yenchinghsu jùpínkuānxiàozhèngjīzhìzhīkuānpínsānbèipínsuǒxiānghuílùshèjì AT xúyánqìng jùpínkuānxiàozhèngjīzhìzhīkuānpínsānbèipínsuǒxiānghuílùshèjì AT yenchinghsu widerangetriplepushphaselockedloopwithbandwidthcalibration AT xúyánqìng widerangetriplepushphaselockedloopwithbandwidthcalibration |
_version_ |
1718449242526187520 |