A Wide Range Triple-Push Phase-Locked Loop with Bandwidth Calibration
碩士 === 國立中央大學 === 電機工程學系 === 104 === A 0.8 ~ 8.1 GHz wide range phase-locked loop (WRPLL) with bandwidth calibration mechanism is proposed. In this thesis, triple-push technique is used to extend the oscillator tuning range without influence the stability of phase-locked loop. Furthermore, it ca...
Main Authors: | Yen-Ching Hsu, 徐延慶 |
---|---|
Other Authors: | Kuo-Hsing Cheng |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/46070785887126018361 |
Similar Items
-
The Design of a Wide-Range Power-Efficient CMOS Adaptive-Bandwidth Phase Locked Loop
by: Yi-Bin Wang, et al.
Published: (2006) -
Delay-Locked Loop with Static Phase Error Calibration Based on Wide-Range Operation
by: Meng-Jhe Wu, et al.
Published: (2008) -
A Wide Range Delay-Locked Loop with Phase Error Calibration and Frequency Multiplier
by: Yo-hao Tu, et al.
Published: (2010) -
A 2.4GHz Ultra-wide Loop Bandwidth Phase-locked Loop
by: Liang, Hsuan-Yu, et al.
Published: (2017) -
Digital Multiplying Delay-Locked Loop Using Switched Biasing Technique and Digital Phase-Locked Loop with Bandwidth Calibration
by: Chi-Huan Chiang, et al.
Published: (2014)