Design and Implementation of Burst-Mode Clock and Data Recovery Circuit
碩士 === 國立雲林科技大學 === 電機工程系 === 104 === Due to the requirement of the high-speed internet market, the advantage of passive optical network (PON) with high bandwidth and elimination of power supply in the optical distribution network lead to the future development. PON architecture is based on point-...
Main Authors: | Liu, Kun-Han, 劉昆翰 |
---|---|
Other Authors: | Chorng-Sii Hwang |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/61987510792904815191 |
Similar Items
-
Design of All-Digital Burst-Mode Clock and Data Recovery Circuit
by: Chang, Han-Ju, et al.
Published: (2014) -
Dual Bit-Rate Burst-Mode Clock and Data Recovery Circuit
by: Kang-Chia Liu, et al.
Published: (2011) -
An All-Digital Burst-Mode Clock and Data Recovery Circuit
by: Li-Wei Guo, et al.
Published: (2014) -
High-Speed Injection-Locking Burst-Mode Clock and Data Recovery Circuit
by: Ming-Chung Liu, et al.
Published: (2007) -
A Multi-Band Burst-Mode Clock and Data Recovery Circuit
by: Chen, Yu-Hsiang, et al.
Published: (2010)