HEVC Intra Prediction Hardware Architecture by Using Pipeline Stage and Data Reusing
碩士 === 元智大學 === 電機工程學系 === 104 === High Efficiency Video Coding (HEVC or H.265) is a new video coding standard. It was developed by JCT-VC, which is a collaboration with ISO/IEC Moving Picture Experts Group (MPEG) and ITU-T Video Coding Experts Group (VECG). In HEVC intra prediction, there are 35 mo...
Main Authors: | Yi-Chi Lin, 林奕齊 |
---|---|
Other Authors: | Yu-Hsuan Lee |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/67763944176418156461 |
Similar Items
Computation Reduction For Half-toned HEVC Intra Prediction
by: Kuo-Chun Wu, et al.
Published: (2018)
by: Kuo-Chun Wu, et al.
Published: (2018)
Similar Items
-
An Approximate HEVC Intra Angular Prediction Hardware
by: Ercan Kalali, et al.
Published: (2020-01-01) -
Decoder Hardware Architecture for HEVC
by: Tikekar, Mehul, et al.
Published: (2015) -
Algorithm and hardware based architectural design targeting the intra-frame prediction of the HEVC video coding standard
by: Palomino, Daniel Munari Vilchez
Published: (2013) -
Algorithm and hardware based architectural design targeting the intra-frame prediction of the HEVC video coding standard
by: Palomino, Daniel Munari Vilchez
Published: (2013) -
Algorithm and hardware based architectural design targeting the intra-frame prediction of the HEVC video coding standard
by: Palomino, Daniel Munari Vilchez
Published: (2013)