A Pipeline Analog-to-Digital Converter with Latch-Based Ring Amplifiers
碩士 === 國立成功大學 === 電機工程學系 === 105 === Pipeline analog-to-digital converters (ADCs) are widely applied to wireless communication, radar systems, medical imaging and data acquisition. Due to the requirement of low power consumption for portable systems and lower supply voltages with process scaling, op...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/z352zv |
id |
ndltd-TW-105NCKU5442012 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-105NCKU54420122019-05-15T23:10:11Z http://ndltd.ncl.edu.tw/handle/z352zv A Pipeline Analog-to-Digital Converter with Latch-Based Ring Amplifiers 一個具有栓鎖震盪放大器的導管式類比至數位轉換器 Wen-TzeChen 陳文澤 碩士 國立成功大學 電機工程學系 105 Pipeline analog-to-digital converters (ADCs) are widely applied to wireless communication, radar systems, medical imaging and data acquisition. Due to the requirement of low power consumption for portable systems and lower supply voltages with process scaling, op-amps become the bottleneck of designing pipeline ADCs. To solve this problem, previous research has proposed the use of ring amplifiers to replace conventional op-amps. The ring amplifiers are majorly constructed by inverters which have the advantage of operation under low supply voltages as well as low power consumption. With these benefits, ring amplifiers are suitable for advanced process. However, ring amplifiers usually suffer from undesirable oscillation due to their narrow stable range. In this thesis, a latch-based ring amplifier is proposed to alleviate this problem. Besides, we adopt two auto-zero schemes to relieve oscillation and common mode error accumulation. Moreover, a background calibration, which is implemented in MATLAB, is used to correct the stage-gain error of pipeline stages. A 10-bit 70-MS/s 1.0-V non-op-amp based pipeline ADC has been carried out with TSMC standard 90-nm 1P9M CMOS process. The active area is 0.6608 mm2. Measurement results show that the power consumption is 3.65 mW when the sampling frequency is 70MS/s. The measured DNL and INL are within -0.65~0.96 LSB and -1.72~1.89 LSB at 70MS/s, respectively. The peak SNDR and SFDR are 52.06 and 63.15 dB at 0.5-MHz input frequency, respectively. The ENOB is 8.36 bits. The FOM of this ADC at 70 MS/s is 159fJ/conversion-step. Soon-Jyh Chang 張順志 2016 學位論文 ; thesis 106 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立成功大學 === 電機工程學系 === 105 === Pipeline analog-to-digital converters (ADCs) are widely applied to wireless communication, radar systems, medical imaging and data acquisition. Due to the requirement of low power consumption for portable systems and lower supply voltages with process scaling, op-amps become the bottleneck of designing pipeline ADCs. To solve this problem, previous research has proposed the use of ring amplifiers to replace conventional op-amps. The ring amplifiers are majorly constructed by inverters which have the advantage of operation under low supply voltages as well as low power consumption. With these benefits, ring amplifiers are suitable for advanced process. However, ring amplifiers usually suffer from undesirable oscillation due to their narrow stable range. In this thesis, a latch-based ring amplifier is proposed to alleviate this problem. Besides, we adopt two auto-zero schemes to relieve oscillation and common mode error accumulation. Moreover, a background calibration, which is implemented in MATLAB, is used to correct the stage-gain error of pipeline stages.
A 10-bit 70-MS/s 1.0-V non-op-amp based pipeline ADC has been carried out with TSMC standard 90-nm 1P9M CMOS process. The active area is 0.6608 mm2. Measurement results show that the power consumption is 3.65 mW when the sampling frequency is 70MS/s. The measured DNL and INL are within -0.65~0.96 LSB and -1.72~1.89 LSB at 70MS/s, respectively. The peak SNDR and SFDR are 52.06 and 63.15 dB at 0.5-MHz input
frequency, respectively. The ENOB is 8.36 bits. The FOM of this ADC at 70 MS/s is 159fJ/conversion-step.
|
author2 |
Soon-Jyh Chang |
author_facet |
Soon-Jyh Chang Wen-TzeChen 陳文澤 |
author |
Wen-TzeChen 陳文澤 |
spellingShingle |
Wen-TzeChen 陳文澤 A Pipeline Analog-to-Digital Converter with Latch-Based Ring Amplifiers |
author_sort |
Wen-TzeChen |
title |
A Pipeline Analog-to-Digital Converter with Latch-Based Ring Amplifiers |
title_short |
A Pipeline Analog-to-Digital Converter with Latch-Based Ring Amplifiers |
title_full |
A Pipeline Analog-to-Digital Converter with Latch-Based Ring Amplifiers |
title_fullStr |
A Pipeline Analog-to-Digital Converter with Latch-Based Ring Amplifiers |
title_full_unstemmed |
A Pipeline Analog-to-Digital Converter with Latch-Based Ring Amplifiers |
title_sort |
pipeline analog-to-digital converter with latch-based ring amplifiers |
publishDate |
2016 |
url |
http://ndltd.ncl.edu.tw/handle/z352zv |
work_keys_str_mv |
AT wentzechen apipelineanalogtodigitalconverterwithlatchbasedringamplifiers AT chénwénzé apipelineanalogtodigitalconverterwithlatchbasedringamplifiers AT wentzechen yīgèjùyǒushuānsuǒzhèndàngfàngdàqìdedǎoguǎnshìlèibǐzhìshùwèizhuǎnhuànqì AT chénwénzé yīgèjùyǒushuānsuǒzhèndàngfàngdàqìdedǎoguǎnshìlèibǐzhìshùwèizhuǎnhuànqì AT wentzechen pipelineanalogtodigitalconverterwithlatchbasedringamplifiers AT chénwénzé pipelineanalogtodigitalconverterwithlatchbasedringamplifiers |
_version_ |
1719142734012350464 |